You are viewing a preview of this job. Log in or register to view more details about this job.

Associate Engineer, Mixed-Signal Design Engineering

The CTO Office's Platform IP Development group is seeking an entry-level analog/power IC designer to join our team. As part of this role, you will develop key strategic IP that will be leveraged across multiple businesses/product opportunities throughout the company. A key focus area for this position includes interacting with internal customers to communicate, improve, and maintain developed IP. Primary IP design area targets power management; however, design efforts will span a wide application range including precision references, IOs, and mixed-signal/analog circuitry.
 
Responsibilities include:
  • Work with teams across the company to support IP integration
  • Design, simulate, and verify analog and mixed-signal integrated IP, taking developments from definition to completion
  • Work closely with layout engineers to determine best strategies for minimizing parasitic/proximity effects and to optimize matching and overall performance
  • Create test/characterization plans to fully evaluate/debug IP
  • Document and present each design and corresponding results
  • Support characterization/debug in the lab/ATE environments 
 
Qualifications/Requirements:
  • MSEE or PhD, concentration of analog or mixed-signal IC design  
  • Good written and verbal communication skills (clarity of message with good attention to detail)
  • Efficient and organized work methodology for optimal multi-tasking
  • Comfortable using Cadence design/simulation tools
  • Understands parasitic/proximity layout effects and mitigation/optimization techniques
  • Ability to problem solve at the circuit/systems levels
  • Skilled with characterization/debug in a lab/ATE environment
  • Ability to work independently and collaborate as part of team
  • Passionate about learning different areas in design, applications, and products 
 
Desirable:
  • Experience with analog or mixed-signal product development
  • IC Design exposure to switching power applications